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Introduction 
In order for any Information Technology system (e.g. 
E-Commerce, Digital Library) to provide a prompt 
and possibly worldwide service they must be based 
on a complex infrastructure of hardware and 
software. Furthermore this system must provide a 
Quality of Service to meet the Service Level 
Agreement. In order to control the complexity 
associated with designing an IT system standard 
analysis and design methods are used. A method 
consists of phases or stages that in themselves may 
consist of sub-phases. It should be noted that, 
It is a reasonable estimate that hundreds of more or 
less similar methodologies have been published. In 
practice, probably tens of thousands of more or less 
different approaches are being used. Most 
organizations have developed their own methodology 
and prescribed it in the organization’s (data 
processing) handbook’ [22] 
However it is possible to classify methods into three 
different categories: formal, structured and soft. 
Formal methods consist of a mathematically based 
formal language and deductive apparatus. This type 
of method is designed to eliminate software errors by 
using rigorous engineering practices. Despite some 
notable successes formal methods are not widely 
used due to their complexity and the requirement for , 
analysts to have a very strong mathematical 
background. Structured methods use a variety of 
tools and techniques to model data and processes. 
This type of method emphasizes the need for 
structure and hence repeatability but without the need 
for mathematical rigor. According to White, 
‘...the acid test of a methodology is its repeatability. 
Given the same access to people and facts about the 
organization, will different designers come up with 
essentially the same solution? Ifthe answer is no, 
then the business is placing itselfin the hands of its 
system builders and gambling on theirflair and 
judgment to come up with a satisfactory approach. 
This is a risk that man?, organizations are unwilling 
to take as they progress towards their goal of 
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becoming ‘computerized companies ’. Instead they 
are looking for an approach, which can be treated as 
an engineering discipline and which will provide 
them with the means of verifying the completeness 
and correctness of any anulysis and of the 
assumptions made at each stage in the development 
process. It is this type of approach that will give us a 
‘repeatable’ methodology’. [25] 
The issue of repeatability is however problematic. 
Checkland argues that it is impossible to prove if 
success or failure of an information system can be 
attributed to the methodology used [5]. Furthermore 
structured methods tend to stress only the technical 
aspects which may arguably lead to a less than ideal 
solution as these methods underestimate the 
importance and difficulties associated with the 
human element. According to systems theory a 
method should consider the organization as a whole 
and also be aware of externalities, which led to the 
development of ‘soft’ methods. According to 
systems theory a method should consider the 
organization as a whole and also be aware of 
externalities, which led to the development of ‘soft’ 
methods. Such ‘soft’ methods lack rigor and are 
sometimes used in conjunction with a structured 
method. In the final analysis there is no single ‘best’ 
method - each has both strengths and weaknesses. 
Regardless of the method employed the information 
system must provide useful, correct and timely 
information to an organization. The chosen method 
must therefore, at some point, provide tools and 
techniques to convert the requirements of the 
information system to a hardware implementation. A 
wide range of methods was analyzed for their ability 
to map the desired information design onto hardware. 
The methods analyzed were: ad hoc [13], waterfall 
[23], participative [20], soft systems [5], prototyping 
[21], incremental [lo], spiral [4], reuse [lX], formal 
[ 11, rapid application development [17], object 
oriented [7] and software capability [ l  11. None of the 
methods provided a simple technique that will model 
the digital infiastructure (hardware and software) to 
determine if it will perform to an acceptable standard 
required by the analysis and design specifications. 
The Structure Systems Analysis and Design Method 
(SSADM) was then evaluated in-depth. 
Structured Systems Analysis and Design Method 
(SSADM) 
SSADM is mandatory for UK central government 
software development projects. This method is 
sponsored by the Central Computer and 
Telecommunications Agency (CCTA) and the 
National Computing Center (NCC) thereby further 
ensuring its importance within the software industry 
withn the UK. SSADM is a framework employing a 
wide range of techniques (Data Flow Diagrams, 
Entity Models, Entity Life Histories, Normalization, 
Process Outlines and Physical Design Control). 
SSADM is divided into six stages (Analysis, 
Specification of Requirements, Selection of System 
Option, Logical Data Design, Logical Process Design 
and Physical Design). The Physical Design translates 
the logical data design into the database specification 
and the logical process designs into code 
specifications. SSADM is recognized to be a highly 
structured method with numerous cross checks to 
ensure quality control. The final stage of SSADM 
(Physical Design stage) includes a step called, 
‘Create Performance Predications and Tune Design 
(Step 630)’. The objectives of this step are to produce 
a tuned physical data and process design that meets 
the Performance Objectives previously agreed with 
users in a previous stage. SSADM provides tools that 
allow the estimation of storage requirements. From 
the Composite Logical Data Design and Logical 
Design Volumes, detailed information about the data 
volumes may be extracted. It is possible to obtain 
detailed information about: data space for each data 
group, volumes of each data group, volumes of 
relationships, variance of volumes over time etc. 
According to Ashworth, 
‘ The basic approach to timing is to calculate the disk 
access time and CPU utilization time for each 
transaction. The actual elapsed time taken by a 
transaction (or response time for an on-line 
transaction) will probably be several times larger 
than that calculated.’ 
And furthermore, 
‘The prediction of overall system performance is a 
difiailt area and there are several simulation 
progrums and experts system programs available 
which attempt to predict and improve system 
pe~ormance ither generally or for spec@ 
harhure and software.’ [ 2 ]  
Other than this there are no simple tools or 
techniques that can be used for the evaluation and 
selection of hardware. Furthermore, SSADM employ 
a range of different, heterogeneous performance 
metrics that include: M P S ,  CPU time, disk access 
time, number of instructions per database call etc. 
Such benchmark metrics are in themselves 
problematic. Arguably a new technique is therefore 
needed based on the basic principles of modeling 
theory. 
Models and Modeling 
Models are used not only as a means of 
communication and controlling detail but may also 
forming the basis of a conceptual understanding cf a 
system. According to Cooling there are two main 
types of diagram: high level and low level. High- 
level diagrams are task oriented and show the overall 
system structure with its major sub-units. Such 
diagrams describe the overall function of the design 
and interactions between both the sub-systems and 
the environment. The main emphasis is ‘what does 
the system do’ and the resultant design is therefore 
task oriented. According to Cooling, ‘Good high- 
level diagrams are simple and clear. bringing out the 
essential major features of a system ’ [ 81. By 
contrast, low-level diagrams are solution oriented and 
must be able to handle considerable detail. The main 
emphasis is ‘how does the system work’. However, 
all models should have the following characteristics: 
diagrammatic, self-documenting, easy to use, conbrol 
detail and allow hierarchical top down 
decomposition. In effect models provide abstraction 
to control complexity and change. There have been, 
and may continue to be, many technical 
developments that impact on computer and network 
technology education. Clements makes the point 
that, ‘For example, the generation of students 
studying electronics in the 1950’s leaned about the 
behavior of electrons in mugnetic.fields. The next 
generation studied transistor circuits, and the one 
after that studied integrated circuits. The traditionid 
logic course changes rupid2y.’ [6]. Digital 
techniques and modeling provide an abstraction that 
is independent of the underlying details of transistor 
theory. Such combinational or sequential circuits cim 
be described without the complexity of their 
implementation in different switching technologies 
e.g. Transistor-Transistor Logic (TTL), 
Complementary Metal Oxide Semiconductors 
(CMOS) etc. Similarly details of semiconductor 
switching may be modeled using abstractions 
independent of the underlying details of quantum 
mechanics. Computer and network technology can 
therefore be described using a progressive range of 
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models based on different levels of detail e.g. 
semiconductors, transistors, digital circuits, registers, 
device controllers, clients, servers etc. Each model is 
valid in the context in which it is used. All such 
models are designed to progressively hid and hence 
control detail and yet still provide sufficient 
information to be useful for communication, design 
and documentation. This is in keeping with the 
ACM/IEEE Computing Curricula 1991 in which 
abstraction is a recurring concept fundamental to 
computer science [24]. A PC can be described as a 
collection of sub-modules (microprocessor, electronic 
memory, hard disc drive etc) arranged in a memory 
hierarchy [ 121. The performance of a PC depends 
therefore on the performance of individual sub- 
modules. However, the sub-modules employ different 
technologies (electronic, electromechanical etc) and 
there exists therefore a wide range of performance 
metrics that include: MHz, nanoseconds, rpm, seek 
time, latency etc. The direct comparison and 
evaluation of these heterogeneous modules is 
therefore problematic. Furthermore, there appears to 
be no simple model that can be used to describe these 
sub-modules. A new higher-level abstract model of 
computer and network technology and associated 
metric is needed not only as a commercial tool but 
also as a new pedagogical tool. 
B-Nodes 
Individual modules in a PC (microprocessor, hard 
disc drive etc), and the PC itself, may be modelled 
using B-Nodes [ 151. Each B-Node can be treated as a 
data source/sink capable of, to various degrees, data 
storage, processing and transmission. The 
performance of each B-Node may be calculated, to a 
first approximation, by Bandwidth = Clock Speed x 
Data Path Width (B = C x D) with units in either 
MBytes/s or Framesis. A frame is defined as 
1024x1 024 pixels with a color depth of 3 bytes per 
pixel i.e. 3MBytes. This simple, high-level, task 
oriented model may provide a suitable conceptual 
map and hence the framework for an introduction to 
computer technology. Even though technical detail is 
lost, this model is conceptually simple, controls detail 
by abstraction and may allow students to easily make 
viable constructs of knowledge based on their own 
experience. The units Frame& may be more 
meaningful to a typical user because it relates directly 
to their perception of performance. To a first 
approximation, smooth animation requires 
approximately 30 Frame& (90MBytes/s). According 
to Barney, ‘ A  measurement is the process of 
empirical objective assignment of numbers to 
properties of objects or events in the real world in a 
way such as to describe them’ [3]. History has many 
examples of measures in the search for useful 
standards. Early Egyptians defined one finger-width 
as a zebo and established an associated simple, 
reproducible and denary scale of standard 
measurements. It is significant that human 
dimensions were used as the basis of one of the first 
standards. If B-Nodes are not used hardware 
selection is based on a wide range of units 
(Microprocessor -MHz, Electronic memory - 
nanosecond, Hard Disc Drive - rpm, CDROM - 
speed etc). Evaluation of these heterogeneous 
modules, each using different units of measurement, 
i s  therefore difficult. B-Nodes can be used to model 
heterogeneous sub-modules within a PC 
(microprocessor, hard disc drive, bus structures, 
network etc) using simple, meaningful, derived units 
with a denary scale. We have therefore a common 
unit of measurement, relevant to common human 
perception, with decimal based units, that can be 
applied to different nodes and identify performance 
bottlenecks. The use of simple, fundamental units 
allows other units such as frame transfer time to be 
easily calculated. This allows the performance of 
heterogeneous units to be directly compared (Table 
1) using the same units. 
Table 1 : Bandwidth 
The characteristics of the Frame may be changed to 
more directly suit different applications. By example 
medical images are often stored digitally. A single 
ultrasound image represents approximately 
0.26MBytes of data [9]. The performance of each B- 
Node may be calculated using this metric. The use of 
B-Nodes has been confirmed experimentally [ 141. 
The B-Node model has been successfully applied to a 
wide range of PC architectures allowing a direct 
comparison not only between different B-Nodes 
within a given PC but also comparisons between 
different PC’s. Using B-Nodes it was possible to 
analyze PC’s with different Intel microprocessors 
(8088/6, 286,386,486 etc.) and various associated 
bus structures (Micro Channel Architecture, 
Extended Industry Standard Architecture, Video 
Electronic Standards (VESA) Local Bus). 
Sub-optimal Operation 
B-Nodes typically operate sub-optimally due to their 
operational limitations and also the interaction 
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between other slower nodes. For example, a 
microprocessor may need two or more clock cycles 
to execute an instruction. Similarly a data bus may 
need multiple clock cycles to transfer a single data 
word. The simple bandwidth equation can be 
modified to take this into account i.e. Bandwidth = 
Clock x Data Path Width x Efficiency (B = C x D x 
E). The early Intel 8088/86 required a memory cycle 
time of 4 clocks cycles (Efficiency = !A) however, for 
the Intel 80x86 series, including the Pentium, the 
memory cycle time consists of only 2 clocks 
(Efficiency = !A) for external DRAM. Efficiencies 
can be calculated for each device and the 
performance calculated accordingly (Table 2) [ 161. 
However, other factors not considered include the 
effects of compression, operating system overheads 
etc. The effect of these is currently being examined. 
Table 2: Bandwidth with efficiency 
Device Clock Data E Bandwidth 
Soeed Width 
Web Server Modeling 
If a web server is modeled as a B-Node then the 
performance metric is bandwidth with units of 
Mbyteds. The sub-modules of a server 
(microprocessor, hard disc, electronic memory etc) 
and also be modeled as B-Nodes, again using the 
same performance metric. The use of fundamental 
units (Mbytesh) allow other units to be derived and 
used e.g. transactions per second (T/s). Assuming the 
messages in a clientlserver interaction are 1 Okbytes 
each, the performance of each B-Node can be 
evaluated using the units of transactionsh (Table 3). 
Table 3: Bandwidth (Transactionsh) 
I Device ]Bandwidth I Bandwidth. I Load, I U I 
If the demand on this server is 250 Transactions/s it 
is a simple matter to determine both performance 
bottlenecks and also the expected performance of the 
equipment upgrades. From table 3 it is possible to 
determine that for this web server, the hard disc 
drive, CDROM and ISA bus are inadequate - the 
utilization (U) exceeds 50%. The metric of 
transactionsh can easily be converted to the 
fundamental unit of Mbytes/s, which can then be 
used to determine the required performance 
specification of alternative bus structures, CDRO M 
devices and hard discs. A PCI (32 bit) bus structure is 
capable of 44Mbytesk A 40-speed CDROM device 
has a bandwidth of approximately 6Mbyteds. 
Similarly replacing the single hard disc drive by cne 
with a higher performance specification (rpm and 
higher track capacity) results is a new server capable 
of meeting the required workload (Table 4). 
Table 4: Upgraded server 
Device I Clock I Data I B 
Capacity Planning 
Capacity planning is the process of predicting future 
workloads and determining the most cost-effective 
way of postponing system overload and saturation. 
Assuming that the web traffic is anticipated to rise: to 
550 transactionsh -the current single server solution 
will be inadequate. To accommodate much higher 
web traffic a typical e-business configuration may 
consist of a fkont-end Web server, a Secure Web 
server, a Payments server, an Application server a id  
a Database server. Assuming each server is a separate 
device connected by a 1 OOMbps Ethernet link it is 
possible to model this configuration using B-Nodes. 
Each server represents a B-Node. The 
communication link may be represented as a directed 
arc (arrow) annotated by its bandwidth performanc:e 
(units MBytes/s or Transactionds). Using Customer 
Behavior Model Graphs (CBMG's) it is possible to 
evaluate the relative frequency that each dedicated 
server is used [ 191. Assuming probability based or1 
relative frequency ow performance equation is now 
Bandwidth = Clock Speed x Data Path Width x 
Efficiency x Frequency (B = C x D x E x F). For each 
server the results can be tabulated (table 5).  The load 
data obtained from table 5 can then be used to 
evaluate the performance of the individual 
components in each server. In the case of the Web 
server the actual load is 5.625Mbyteh 
(0.55kTransactions/s) from which the utilization ol' 
each module can be evaluated (table 6) 
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Table 5: E-Commerce servers 
The CMBG’s clearly indicate that the majority of the 
traffic is to the Web server. Assuming that it is 
necessary to plan for an expected load of 1,000 
transactionsls. From table 6 it is evident that the web 
server would not perform satisfactorily. 
WebSewer 
Processor 
DRAM 
HardDisc 
CROM 
Bandwidth B Load U 
(MBytes/s) (Th) ( T I S )  
1600 160k 550 Cl% 
64 6.4k 550 9% 
12.5 1.25k 550 44% 
6 0.6k 550 92% -.. ~. . .  . .. . ..
PCIBus 1 66 I 6.6k I 550 I 8% 
Ethernet I 11.25 I I.lk I 550 I 50% 
Traffic characterization may be used. Assuming that 
such an analysis indicates that 60% of the traffic is 
for static JPEG images and 40% for dynamic HTML 
pages. A possible solution may be to use a caching 
proxy to serve the static web pages. Assuming that 
the traffic analysis further finds that this brings down 
the average message size to the server kom 1 OKbytes 
to 5kBytes - the web server can easily be modeled 
using B-Nodes accordingly. For the web server 40% 
of 1,000 transactionsls is 400 transactionsls, 
furthermore each transaction is on average %Bytes. 
This results in a different, and much lower, utilization 
for the Web server (Table 7). 
Table 7: Evaluation of E-Commerce Web server 
It is simple to modify the message size to 
accommodate the type of transaction. Certainly 
further work is needed to experimentally verify the 
errors and possibly absolute performance associated 
with this approach. However to a frst  approximation 
it is possible to determine the relative performance of 
different architectures. 
Tools and Techniques - a new tool in the tool kit. 
Even though there are a wide range of methods there 
are a relatively few tools and techniques. Many 
techniques are common to more than one method. 
However this does not necessarily mean they are 
directly interchangeable as they could address 
different parts of the development process and have 
different objectives. There are two broad categories 
of technique - data objects and processes. Entity 
modeling and normalization are used for data 
analysis and design. Data flow diagrams, entity life 
cycles, decision treesltables etc are used for process 
analysis and design. Many of these methods have the 
common characteristics of being self documenting 
and diagrammatic. Furthermore they allow top-down 
decomposition hence allowing detail to be controlled 
by means of abstraction. However an analysis of a 
wide range of different methods and associated tools 
and techniques failed to find a simple tool or 
technique for modeling hardware. Work to date 
indicates that B-Nodes may be used to model 
hardware and have the following characteristics: 
Easy to use. 
Self-documenting . 
Diagrammatic. 
Top-down decomposition (allows the detail 
complex systems to be controlled by means of 
abstraction). 
Fundamental units (Mbytesls) allows comparison 
of heterogeneous devices (e.g. hard disc drive, 
microprocessor, web server etc). 
Fundamental units allow other, more meaningm 
units to be derived (e.g. Transactionsls). 
Derived units (e.g. Transactiords) can easily be 
converted to fundamental units (Mbytesls). 
Independent of architectural detail hence B- 
Nodes are valid not ody for old and current 
technologies but may also be valid for future 
digital architectures. 
Recursive decomposition 
Scalable i.e. can be used to describe and define a 
micro system (e.g. hard disc drive), mini system (e.g. 
PC or LAN) or even a macro system (e.g. global e- 
commerce system). 
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Conclusions 
This paper proposes a new modeling technique called 
B-Nodes. B-Nodes represent a new, high-level 
abstraction that allows technical detail to be 
controlled using top-down recursive decomposition. 
This abstraction is independent of architectural detail 
and can therefore accommodate rapid changes in 
technology. The use of recursive decomposition 
allows B-Nodes to be used not only for entire E- 
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